

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application.

1. (currently amended) An apparatus comprising:
a buffer memory of a first type to store data associated with a connection identifier corresponding to a channel in a network, the data being organized into at least one chunk based on a linked list, the connection identifier identifying a connection in the channel, the data being part of a data stream associated with the connection;
and
a packet memory of a second type coupled to the buffer memory to provide access to the stored data when a transfer condition occurs.
2. (currently amended) The apparatus of claim 1 further comprises:
a descriptor memory to store descriptor information corresponding to the chunks at least one chunk; and
a controller coupled to the descriptor memory and the buffer memory to control data transfer between the buffer memory and the packet memory using the descriptor information.
3. (currently amended) The apparatus of claim 2 wherein the at least one chunk comprises:
a chunk header to store chunk information associated with the linked list; and
a chunk data block to store the data.
4. (original) The apparatus of claim 3 wherein the chunk information includes at least one of a pointer to point to one other chunk, a size specifier to specify size of the at least one chunk, and a type specifier to specify type of the at least one chunk.
5. (original) The apparatus of claim 4 wherein the at least one chunk is one of a head chunk corresponding to one end of the data stream, a linking chunk corresponding to an intermediate portion of the data stream, and a tail chunk corresponding to one other end of the data stream.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

6. (original) The apparatus of claim 5 wherein the descriptor information includes at least one of head and tail pointers, the head and tail pointers pointing to the head and tail chunks, respectively.
7. (original) The apparatus of claim 6 wherein the connection identifier points to one of the head and tail pointers.
8. (original) The apparatus of claim 2 wherein the controller comprises:
an ingress queue to buffer the data stream of a packet from an ingress of the channel, the packet having a packet size; and
a queue segmenter to chunk the data stream into the at least one chunk.
9. (original) The apparatus of claim 8 wherein the buffer memory comprises an input buffer memory to store the at least one chunk transferred from the queue segmenter.
10. (original) The apparatus of claim 9 wherein the input buffer memory comprises a queue associated with the connection identifier, the queue having a threshold and being configured to store the at least one chunk.
11. (original) The apparatus of claim 10 wherein the transfer condition includes at least one of an overflow of the threshold, the packet size, and a scheduled egress request.
12. (currently amended) The apparatus of claim 11 wherein the controller further comprises:
a data combiner to combine the data portion of one chunk with the data portion of at least one other chunk in the input buffer memory; and
a write circuit to burst write according to the scheduled egress request, the write circuit to burst write the combined chunk data blocks to the second packet memory when the packet size indicates that the packet is long, the combined chunk data blocks forming a contiguous data block in the second packet memory, the write circuit to write the combined chunk data blocks to an output buffer memory of the first type when the packet size indicates that the packet is short.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

13. (currently amended) The apparatus of claim 12 wherein the controller further comprises:
a list creator to create an ordered list of pointers associated with the chunk headers of the one and the at least one other chunk, the ordered list of pointers being transferred to the output buffer memory of the first type at a location pointed to by the head pointer;
a read circuit to burst transfer the contiguous data block from the ~~second~~ packet memory to the output buffer memory using the ordered list of pointers in the output buffer memory when the packet size indicates that the packet is long; and
an egress queue to buffer the contiguous data block transferred from the output buffer memory.
14. (original) The apparatus of claim 13 wherein the first type is a static random access memory and the second type is a synchronous dynamic random access memory.
15. (original) The apparatus of claim 14 wherein the input buffer memory and the output buffer memory have same sizes.
16. (original) The apparatus of claim 14 wherein the input buffer memory and the output buffer memory have different sizes.
17. (currently amended) A method comprising:
storing data associated with a connection identifier corresponding to a channel in a network in a buffer memory of a first type, the data being organized into at least one chunk based on a linked list, the connection identifier identifying a connection in the channel, the data being part of a data stream associated with the connection; and
providing access to the stored data using a packet memory of a second type when a transfer condition occurs.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

18. (currently amended) The method of claim 17 further comprises:
storing descriptor information corresponding to the ~~ehunks~~ at least one chunk in a
descriptor memory; and
controlling data transfer between the buffer memory and the packet memory using the
descriptor information.
19. (currently amended) The method of claim 18 wherein storing the data comprises:
storing chunk information associated with the linked list in a chunk header; and
storing the data in a chunk data block.
20. (original) The method of claim 19 wherein the chunk information includes at least one of
a pointer to point to one other chunk, a size specifier to specify size of the at least
one chunk, and a type specifier to specify type of the at least one chunk.
21. (original) The method of claim 20 wherein the at least one chunk is one of a head chunk
corresponding to one end of the data stream, a linking chunk corresponding to an
intermediate portion of the data stream, and a tail chunk corresponding to one
other end of the data stream.
22. (original) The method of claim 21 wherein the descriptor information includes at least
one of head and tail pointers, the head and tail pointers pointing to the head and
tail chunks, respectively.
23. (original) The method of claim 22 wherein the connection identifier points to one of the
head and tail pointers.
24. (original) The method of claim 18 wherein controlling the data transfer comprises:
buffering the data stream of a packet from an ingress of the channel by an ingress queue,
the packet having a packet size; and
segmenting the data stream into the at least one chunk.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

25. (original) The method of claim 24 wherein storing the data comprises storing the at least one chunk transferred from the queue segmenter in an input buffer memory.
26. (original) The method of claim 25 wherein storing the at least one chunk in the input buffer memory comprises storing the at least one chunk in a queue associated with the connection identifier, the queue having a threshold.
27. (original) The method of claim 26 wherein the transfer condition includes at least one of an overflow of the threshold, the packet size, and a scheduled egress request.
28. (currently amended) The method of claim 27 wherein controlling the data transfer further comprises:
combining the chunk data block of one chunk with the chunk data block of at least one other chunk in the input buffer memory;
burst writing, according to the scheduled egress request, the combined data portions to the second packet memory when the packet size indicates that the packet is long, the combined chunk data blocks forming a contiguous data block in the second packet memory; and
writing, according to the scheduled egress request, the combined chunk data blocks to an output buffer memory of the first type when the packet size indicates that the packet is short.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

29. (currently amended) The method of claim 28 wherein controlling the data transfer further comprises:

creating an ordered list of pointers associated with the chunk headers of the one and the at least one other chunk, the ordered list of pointers being transferred to the output buffer memory of the first type at a location pointed to by the head pointer; burst transferring the contiguous data block from the ~~second~~ packet memory to the output buffer memory using the ordered list of pointers in the output buffer memory when the packet size indicates that the packet is long; and buffering the contiguous data block transferred from the output buffer memory in an egress queue.

30. (original) The method of claim 29 wherein the first type is a static random access memory and the second type is a synchronous dynamic random access memory.

31. (original) The apparatus of claim 29 wherein the input buffer memory and the output buffer memory have same sizes.

32. (original) The apparatus of claim 29 wherein the input buffer memory and the output buffer memory have different sizes.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

33. (original) A system comprising:

a channel in a network having an ingress and egress;

a data buffer circuit coupled to the channel to buffer data transmitted over the channel,

the data buffer circuit comprising:

an input buffer memory of a first type to store data associated with a connection identifier corresponding to the channel, the data being organized into at least one chunk based on a linked list, the connection identifier identifying a connection in the channel, the data being part of a data stream associated with the connection,

an output buffer memory of the first type to store the data transferred from the input buffer memory, and

a packet memory of a second type coupled to the input and output buffer memories to provide access to the stored data when a transfer condition occurs.

34. (currently amended) The system of claim 33 wherein the data buffer circuit further comprises:

a descriptor memory to store descriptor information corresponding to the chunks at least one chunk; and

a controller coupled to the descriptor memory and the input and output buffer memories to control data transfer between the buffer memories and the packet memory using the descriptor information.

35. (currently amended) The system of claim 34 wherein the at least one chunk comprises:

a chunk header to store chunk information associated with the linked list; and

a chunk data block to store the data.

36. (original) The system of claim 35 wherein the chunk information includes at least one of a pointer to point to one other chunk, a size specifier to specify size of the at least one chunk, and a type specifier to specify type of the at least one chunk.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

37. (original) The system of claim 36 wherein the at least one chunk is one of a head chunk corresponding to one end of the data stream, a linking chunk corresponding to an intermediate portion of the data stream, and a tail chunk corresponding to one other end of the data stream.
38. (original) The system of claim 37 wherein the descriptor information includes at least one of head and tail pointers, the head and tail pointers pointing to the head and tail chunks, respectively.
39. (original) The system of claim 38 wherein the connection identifier points to one of the head and tail pointers.
40. (original) The system of claim 34 wherein the controller comprises:
an ingress queue to buffer the data stream of a packet from the ingress of the channel, the packet having a packet size; and
a queue segmenter to chunk the data stream into the at least one chunk.
41. (original) The system of claim 40 wherein the input buffer memory stores the at least one chunk transferred from the queue segmenter.
42. (original) The system of claim 41 wherein the input buffer memory comprises a queue associated with the connection identifier, the queue having a threshold and being configured to store the at least one chunk.
43. (original) The system of claim 34 wherein the transfer condition includes at least one of an overflow of the threshold, the packet size, and a scheduled egress request.

Serial No.: 09/668,407

PATENT APPLICATION
Docket No.: NC 84,834

44. (currently amended) The system of claim 43 wherein the controller further comprises:
a data combiner to combine the data portion of one chunk with the data portion of at least one other chunk in the input buffer memory; and
a write circuit to burst write according to the scheduled egress request, the write circuit to burst write the combined chunk data blocks to the second packet memory when the packet size indicates that the packet is long, the combined chunk data blocks forming a contiguous data block in the second packet memory, the write circuit to write the combined chunk data blocks to the output buffer memory when the packet size indicates that the packet is short.
45. (currently amended) The system of claim 42 wherein the controller further comprises:
a list creator to create an ordered list of pointers associated with the chunk headers of the one and the at least one other chunk, the ordered list of pointers being transferred to the output buffer memory of the first type at a location pointed to by the head pointer;
a read circuit to burst transfer the contiguous data block from the second packet memory to the output buffer memory using the ordered list of pointers in the output buffer memory when the packet size indicates that the packet is long; and
an egress queue to buffer the contiguous data block transferred from the output buffer memory.
46. (original) The apparatus of claim 45 wherein the input buffer memory and the output buffer memory have same sizes.
47. (original) The apparatus of claim 45 wherein the input buffer memory and the output buffer memory have different sizes.
48. (original) The system of claim 45 wherein the first type is a static random access memory and the second type is a synchronous dynamic random access memory.